AT  -  系列元器件数据手册
AT91CAP7S450A  -  Customizable Microcontroller  -  Atmel  -  ARM

Features
• Incorporates the ARM7TDMI® ARM® Thumb® Processor
– 72 MIPS at 80MHz
– EmbeddedICE™ In-circuit Emulation, Debug Communication Channel Support
• Additional Embedded Memories
– One 256 Kbyte Internal ROM, Single-cycle Access at Maximum Matrix Speed
– 160 Kbytes of Internal SRAM, Single-cycle Access at Maximum Processor or Matrix Speed (Configured in blocks of 96 KB and 64 KB with separate AHB slaves)
• External Bus Interface (EBI)
– Supports SDRAM, Static Memory, NAND Flash/SmartMedia® and CompactFlash®
• USB 2.0 Full Speed (12 Mbits per second) Device Port
– On-chip Transceiver, 2,432-byte Configurable Integrated DPRAM
• Metal Programmable Block
– 450000 Gates Metal Programmable Logic for CAP7
– Two 4Kbytes Dual Port RAMs for buffer space
– High Connectivity for up to 4 AHB Masters and 4 dedicated/16 muxed Slaves for CAP7
– Up to twenty-eight AIC interrupt inputs
– Access to Atmel AHB/APB library
– Up to 90 dedicated I/Os
– Optional PIO controller for up to 32 of the available I/Os
• 10-bit Analog to Digital Converter (ADC)
– Up to 8 multiplexed channels
– 440 kSample / s
• Bus Matrix
– Six-layer, 32-bit Matrix, Allowing 15.4 Gbps of On-chip Bus Bandwidth
• Fully-featured System Controller, including
– Reset Controller, Shut Down Controller
– Twenty 32-bit Battery Backup Registers for a Total of 80 Bytes
– Clock Generator
– Advanced Power Management Controller (APMC)
– Advanced Interrupt Controller and Debug Unit
– Periodic Interval Timer, Watchdog Timer and Real-Time Timer
• Boot Mode Select Option and Remap Command
• Reset Controller
– Based on Two Power-on Reset Cells, Reset Source Identification and Reset Output Control
• Shut Down Controller
– Programmable Shutdown Pin Control and Wake-up Circuitry
• Clock Generator (CKGR)
– 32768Hz Low-power Oscillator on Battery Backup Power Supply, Providing a Permanent Slow Clock
– Internal 32kHz RC oscillator for fast start-up
– 8 to 16 MHz On-chip Oscillator, 50 to 100 MHz PLL, and 80 to 240 MHz PLL
• Advanced Power Management Controller (APMC)
– Very Slow Clock Operating Mode, Software Programmable Power Optimization Capabilities
– Four Programmable External Clock Output Signals
• Advanced Interrupt Controller (AIC)
– Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
– Two External Interrupt Sources and one Fast Interrupt Source, Spurious interrupt protected
• Debug Unit (DBGU)
– 2-wire UART and Support for Debug Communication Channel, Programmable ICE Access Prevention
• Periodic Interval Timer (PIT)
– 20-bit interval Timer plus 12-bit interval Counter
• Watchdog Timer (WDT)
– Key-protected, Programmable Only Once, Windowed 16-bit Counter Running at Slow Clock
• Real-Time Timer (RTT)
– 32-bit Free-running Backup Counter Running at Slow Clock with 16-bit Prescaler
• One 32-bit Parallel Input/Output Controllers (PIOA)
– 32 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os each
– Input Change Interrupt Capability on Each I/O Line
– Individually Programmable Open-drain, Pull-up Resistor, Bus Holder and Synchronous Output
– Additional PIO Controllers can be added in the Metal Programmable Block
• 22 Peripheral DMA Controller Channels (PDC)
• Two Universal Synchronous/Asynchronous Receiver Transmitters (USART)
– Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation, Manchester Encoding/Decoding
• Master/Slave Serial Peripheral Interface (SPI)
– 8- to 16-bit Programmable Data Length, External Peripheral Chip Select
– Synchronous Communications at up to 80Mbits/sec
• One Three-channel 16-bit Timer/Counters (TC)
– Three External Clock Inputs, Two multi-purpose I/O Pins per Channel
– Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
• IEEE 1149.1 JTAG Boundary Scan on All Digital Pins
• Required Power Supplies:
• 1.08V to 1.32V for VDDCORE and VDDBU
• 1.08V to 1.32V for VDDOSC, VDDOSC32, and VDDPLLB
• 3.0V to 3.6V for VDDPLLA and VDDIO
• 3.0V to 3.6V for AVDD (ADC)
• Package Options: 144 LQFP, 176 LQFP, 208 PQFP, 144 LFBGA, 176TFBGA, 208 TFBGA, 225 LFBGA

Description
The AT91CAP7 semi-custom System on a Chip (SoC) provides Atmel’s ASIC customers a microcontroller platform for rapid integration of their own Intellectual Property (IP) in metal programmable cells. Fabrication time is greatly reduced since only the metal layers will remain to be generated on the silicon. In addition to 450K gates of metal programmable logic, the AT91CAP7 includes an ARM7TDMI core with a high-speed bus (AHB), on-chip ROM and SRAM, a full-featured system controller, and various general-purpose peripheral subsystems. It is implemented in a 130 nm CMOS 1.2V process and supports 3.3V I/O.