免费的电子元器件数据手册查询系统 addbookmark

English China
数据表, 资料表, 数据手册, 零件,电子零件,集成电路,单片机,二极管,晶闸管,以及其他半导体产品信息
主页 | 功能分类 | 厂商列表 Bookmark and Share

Related keyword

  •   AD5337BRM-REEL Datasheet
  •   AD5337BRM-REEL Cross Reference
  •   AD5337BRM-REEL Schematic
  •   AD5337BRM-REEL Distributor
  •   AD5337BRM-REEL Datenblatt
  •   AD5337BRM-REEL RoHS
  •   AD5337BRM-REEL Equivalent
  •   AD5337BRM-REEL Application Notes
  •   AD5337BRM-REEL Data Sheet
  •   AD5337BRM-REEL component
  •   AD5337BRM-REEL Fiche Technique
  •   AD5337BRM-REEL Circuit
  • AD5  -  系列元器件数据手册
    AD5337BRM-REEL  -  2.5 V to 5.5 V, 250 μA, 2-Wire Interface, Dual Voltage Output, 8-/10-/12-Bit DACs  -  Analog Devices  -  数模转换器DAC


    FEATURES
    AD5337
    2 buffered 8-bit DACs in 8-lead MSOP
    AD5338, AD5338-1
    2 buffered 10-bit DACs in 8-lead MSOP
    AD5339
    2 buffered 12-bit DACs in 8-lead MSOP
    Low power operation: 250 μA @ 3 V, 300 μA @ 5 V
    2-wire (I2C-compatible) serial interface
    2.5 V to 5.5 V power supply
    Guaranteed monotonic by design over all codes
    Power-down to 80 nA @ 3 V, 200 nA @ 5 V
    3 power-down modes
    Double-buffered input logic
    Output range: 0 V to VREF
    Power-on reset to 0 V
    Simultaneous update of outputs (LDAC function)
    Software clear facility
    Data readback facility
    On-chip rail-to-rail output buffer amplifiers
    Temperature range: −40°C to +105°C


    APPLICATIONS
    Portable battery-powered instruments
    Digital gain and offset adjustment
    Programmable voltage and current sources
    Programmable attenuators
    Industrial process control


    GENERAL DESCRIPTION
    The AD5337/AD5338/AD5339 are dual 8-, 10-, and 12-bit buffered voltage output DACs, respectively. Each part is housed in an 8-lead MSOP package and operates from a single 2.5 V to 5.5 V supply, consuming 250 μA at 3 V. On-chip output amplifiers allow rail-to-rail output swing with a slew rate of 0.7 V/μs. A 2-wire serial interface operates at clock rates up to 400 kHz. This interface is SMBus compatible at VDD < 3.6 V. Multiple devices can be placed on the same bus.
    The references for the two DACs are derived from one reference pin. The outputs of all DACs can be updated simultaneously using the software LDAC function. The parts incorporate a power-on reset circuit to ensure that the DAC outputs power up to 0 V and remain there until a valid write to the device takes place. A software clear function resets all input and DAC registers to 0 V. A power-down feature reduces the current consumption of the devices to 200 nA @ 5 V (80 nA @ 3 V).
    The low power consumption of these parts in normal operation makes them ideally suited to portable battery-operated equip-ment. The power consumption is typically 1.5 mW at 5 V and 0.75 mW at 3 V, reducing to 1 μW in power-down mode.



    点击查看 : AD5337BRM-REEL.pdf   



    收藏本站 网站地图 联系我们
    版权所有© Ic-datasheet-pdf.com 2009-2012
    鲁ICP备12008433号-2
    Valid XHTML 1.0 Transitional